About Me
Blog with some technical notes: https://pcotret.gitlab.io/blog/
Interests
- Embedded systems
- Security
- Hardware/software co-design
- Microarchitecture
Education
-
PhD in embedded security
Université de Bretagne-Sud
-
MEng Optoelectronic
Télécom Saint-Etienne
-
BEng Computer Science
University of South Wales
📚 My Research
🔭 I’m currently working on CVA6 and other RISC-V cores and low-level security (involving software and hardware)
🌱 Micro-architectural issues (cache-based attacks, Trusted Execution Environments), trace mechanisms in embedded processors and VMs (JIT and so on)
Please reach out to collaborate 😃
Recent Publications
(2025).
A Survey on Versatile Embedded Machine Learning Hardware Acceleration.
In Elsevier JSA.
(2025).
Enhancing Keystone Security Against Cache Timing Attacks: A Modular Approach.
In GDR SoC².
(2025).
Security of Dynamically Reconfigurable RISC-V Systems: I/O Attack Focus.
In GDR SoC².
(2025).
Enforcing RISC-V TEE Security Against Cache Timing Attacks.
In Cryptarchi.
(2025).
Security of Dynamically Reconfigurable RISC-V Systems: I/O Attack Focus.
In 32nd RAW.