Pascal Cotret
Open Menu
Close Menu
Bio
Papers
Projects
Teaching
Paper-Conference
Security of Dynamically Reconfigurable RISC-V Systems: I/O Attack Focus
Jun 18, 2025
Enhancing Keystone Security Against Cache Timing Attacks: A Modular Approach
Jun 18, 2025
Security of Dynamically Reconfigurable RISC-V Systems: I/O Attack Focus
Jun 3, 2025
On The Effect of Replacement Policies on The Security of Randomized Cache Architectures
Jul 1, 2024
A Fine-Grained Dynamic Partitioning Against Cache-Based Timing Attacks via Cache Locking
Jul 1, 2024
Enhancing Security in Heterogeneous Virtualized Systems: A Focus on I/O Attacks in the existence of IOMMU in a RISC-V architecture
Jun 12, 2024
RISC-V Embedded AI for IDS Applications
May 15, 2024
Cache locking against cache-based side-channel attacks
Feb 8, 2024
Gigue: A JIT Code Binary Generator for Hardware Testing
Oct 23, 2023
Work in Progress: Thwarting Timing Attacks in Microcontrollers using Fine-grained Hardware Protections
Jul 3, 2023
Next »