Bus

Protection of heterogeneous architectures on FPGAs: an approach based on hardware firewalls